I am going to highlight recent progress in cluster computer technology and to assess status and prospects of cluster computers for lattice QCD with respect to the development of QCDOC and apeNEXT. Taking the LatFor test case, I specify a 512-processor QCD-cluster better than 1$/Mflops.
INTRODUCTION
Driven by the ever increasing demand of lattice QCD for compute power, Computer Science has become a serious activity of its own for many research groups, with a proven record of success. A variety of "home made" QCD engines is described in a long-standing series of "machine talks" from early Lattice Conferences on.
In US, lattice physicists always were close to computer companies, e.g. IBM, where the firstgeneration GF11 project started in 1983 [1, 2, 3] , or TMC [4, 5] . In Japan, cooperation of physics and computer science began in 1978 [6] continuing with the QCDPAX series [7] . In 1996, CPPACS, a long term leader of the TOP500 list, was built by CCP scientists together with computer industries [8, 9] . Certainly, this symbiosis to a good deal has pushed Japan to the top position in HPC [10] .
Soon fourth generation "home-made" systems will become operational: In the US, computer science activities at Columbia go back to 1982 [11, 12, 13] . The group has devised QCDSP in 1999, a third generation QCD-computer [14] , and is about to finish the prototype of QCDOC, a highly scalable multi-Tflops system [15, 16] in collaboration with UKQCD and IBM. In Europe, INFN/Rome started with the first generation APE in 1984 [17] . In 1993, the INFN/PisaRome group has presented the second generation APE100 [18, 19] , followed by the third generation APEmille in 2001 [20] . First CPUs for apeNEXT, designed by the Berlin-Pisa-Rome group (DESY-INFN) for a speed of several Tflops, are expected for autumn 2003 [21] .
A new HPC variety has entered the stage more recently [22, 23] . Built from standard PC components, cluster computers can be readily adapted to lattice QCD [24] . They strive to win the QCD-computer contest for lowest price/performance ratios, claimed by both QC-DOC and apeNEXT with a sustained performance of 1$/Mflops (Mflop/s) for double precision Wilson fermion computations in 2004 .
I have been asked to highlight recent progress in cluster computer technology and to assess the opportunities of QCD-clusters and home-made systems to win the contest. To this end I choose the LatFor test case [25] and consider two cost functions, the price/performance ratio R for investment costs and the waste heat H for cost of operation. Based on performance results given in section 5, I will specify a 512-processor QCD-cluster with R = 1$/Mflops and H ≈ 0.12W/Mflops.
In sections 2 and 3, I discuss general and QCDoptimized clusters. Recent PC hardware developments are presented in section 4. The status of QCDOC and apeNEXT is given in section 6. Table 1 illustrates the increasing presence of cluster computers in the TOP500 list, which is sorted according to Linpack benchmark results of the most powerful computing systems worldwide [9] . The TOP500 group defines a cluster as parallel computer where the number of nodes is larger than number of processors per node. If the number of nodes is less than the number of processors per node the system is termed constellation. The main fraction in the TOP500 list consists of single node MPPs while non-clustered SMPs have nearly vanished (2%), cf. figure 1. Among the first 100 entries, 33 clusters are found in US, 3 in France, 2 in Sweden, and 1 in Australia, Canada, China, Germany, Russia, and UK, respectively. Cluster computing started with Beowulf systems in 1994 [26] . But it was not before the advent of networks with gigabit point-to-point performance like Myrinet that clusters could become competitive. While CPU clock rates grow more or less continuously, doubling every 21 months according to Moore's "Law", performances of commodity networks tend to increase in a step-wise fashion. As a rule of thumb, many HPC applications ask for a network speed of 1 Gbit/s per 1 GHz clock speed of a node. Fig. 2 demonstrates that this matching point was reached around 1999 [27] . The breakthrough of clusters occurred when PC prices went down and low latency switches, high level message passing standards like MPI and reliable communication software became available. Clusters bear several advantages: they are built from cost-effective components, their modularity allows flexible hardware upgrades, they benefit from (OpenSource) software standards and they can be optimized for many specific applications.
RISE OF CLUSTER COMPUTING

QCD-OPTIMIZED HPC-CLUSTERS
QCD-Cluster computing was pioneered by Gottlieb in 1998. He built the "Candycane" Beowulf from 32 350 MHz PentiumII PCs. Other early systems followed soon, see table 2. Since 2002, quite a few QCD-clusters have been installed. Still, the number of systems and their individual sizes are small compared to the general purpose clusters of the TOP500 list:
• Bielefeld [35] Figure 3 . GigE mesh of the Budapest PMSv.3 cluster (from [42] ).
• Budapest [42] critical code blocks 1 . PMSv.3 has demonstrated that sophisticated networks can be avoided on streamlined QCDclusters, which otherwise eat up a substantial part of the available budget.
The Budapest Architecture is a model for QCD-clusters (i) providing high single node performances, (ii) delivering sufficient network performance at low costs, (iii) and being scalable.
CLUSTER HARDWARE TRENDS
The efficiency of parallel computers is determined both through the local efficiency of the compute nodes and the performance of the communication network. In particular, the speed of the network interface, i.e. the speed of the PCI sub-system, is a key parameter to benchmark present commodity hardware.
CPUs
Let's concentrate on PC processors that are currently relevant for cluster computing: in Q2 2003, clock frequencies of Intel P4 and XEON CPUs have reached more than 3 GHz; AMD Athlon and Opteron CPUs have touched the 2 GHz threshold 2 ; The Athlon64 CPU appeared in Q3 2003. While it's safe to say that the development of CPU clock speeds will follow Moore's "Law", it is of course difficult to predict the detailed evolution of CPUs and chipsets, even for the near future. In 
Memory and front side bus
QCD computations are largely determined by the memory-to-cache data rate available on the given chipset. A key figure is the frequency of the so-called front side bus (FSB). The FSB connects the processor to the north-bridge, the memory controler hub (MCH). The memory frequency itself must match the FSB frequency for maximal bandwidths. To give an example, the 800 MHz FSB requires 400 MHz dual channel DDR RAM (PC3200) to be fully saturated.
Let's clarify the nomenclature: The acronym DDR stands for "double data rate" exploiting both the rising and falling flanks of the signal unlike standard SDRAM. Such memory type in principle delivers a data rate D = 8 × 2 × f B/s. As a next step, the dual channel memory controlling technology has been introduced which allows to double D once more by means of logical words of length 144 bits (2 × (64 + 8)) that are split over two memory banks. In other words, a dual channel twin module mimicks an effective frequency of 2f MHz. With respect to the above example, The STREAM benchmark is a reliable estimate for the actual data rate that can be achieved on a given system. Fig. 6 4 . AMD currently supports a FSB frequency of 400 MHz for the Athlon processor while the memory connection to the AMD Opteron processor is enabled through an internal memory controler with direct memory access. The advantage is that B is constant for single, dual or quad Opteron systems. In other words, Opteron is scalable.
PCI
PCI is a hardware standard to connect PCs with external devices. The speed of PCI is the bottleneck dominating the performance of the interconnectivity of cluster computers. We have witnessed several improvement steps since 1993 through which PCI evolved from a 32bit/33MHz bus to 64bit/133MHz PCI-X in 1999. However, one should be aware that 64bit PCI bus widths are not supported on standard PC boards. Clearly, the theoretical bi-directional GigabitEthernet performance of 2 Gbit/s cannot be served adequately by a 32bit/33MHz PCI bus. Thus, already for Gigabit-Ethernet we encounter a 2:1 PCI-bus over-booking on standard PC boards. Myrinet2000 with a bi-directional bandwidth of 4 Gbit requires at least a 64bit/66MHz PCI bus 5 . A new standard, PCI-Express, is about to enter the market early in 2004. PCI-Express is a fundamental re-design as compared to PCI-X. Instead of a parallel 64bit bus, PCI-Express is based on a serial bus with several channels (lanes). The performance per lane will be 2.5 Gbit/s, up to 32 lanes are possible. With PCI-Express cluster nets will enter the O(100) Gbit/s era [48] .
It is well known that early P4 and XEON 4 The catch is the weak PCI bus of PC boards. board chipsets were delivering much less PCIbandwidth than promised by specifications. On today's Intel E750x and Serverworks GC chipsets such performance degradations have been overcome [49] .
Network technology
Cluster pioneer Myricom presented "Myrinet" with 2 Gbit/s bi-directional bandwidth already in 1997 and has evolved the product to Myrinet2000 with bi-directional bandwidth of 4 Gbit/s. Fig. 7 shows the aggregate MPI-bandwidth as a function of the message length, using the genuine Myrinet communication driver GM 1.5.3 on the FNAL systems, cf. section 3. As just announced, the maximal bi-directional bandwidth can reach 950 MB/s (two channels). The latency for the PALLAS MPI-benchmark, i.e. the half of the zero-message length round-trip time, is 5 µs [50]. Switches are available for up to 128 ports in a single cabinet. They can be combined to multi-stage crossbars with thousands of ports. The switch latency lies in the range of O(100) ns per stage.
Another major advance in cluster network performance has been achieved with the novel Infiniband standard. Infiniband is designed for a bandwidth of 10 Gbit/s. First performance measurements can be found in Ref.
[51] (Fig. 8) . The latency for zero-message length is supposed to be At this stage, these sophisticated networks appear to be reserved for high-end general purpose cluster systems. In order to provide cheaper and faster communication the FNAL group has constructed own Gigabit-Ethernet network cards based on FPGAs [52] . As these cards support up to 8 ports one can arrange the processing elements in form of a hypercube. Currently, the card is designed for 32bit/33MHz PCI, a PCI-X version is planned. Still, the costs exceed $500 per card.
On the other hand, standard GigE PCI cards cost about $40, while dual and quad cards amount to $150 and $400, respectively. I already mentioned a system supporting up to four GigE ports on board, hence PCI cards aren't required at all in case of a Budapest Architecture.
How large a bandwidth can we squeeze out of a point-to-point GigE connection? The answer is largely dependent on the TCP/IP driver used. Standard drivers allow for somewhat more than 100 MB/s bi-directional bandwidth. Communication optimized drivers like ParaStation [53] can provide a much larger bandwidth. On a XEON system (64bit/66MHz PCI), ParaStation TCP/IP reaches up to 200 MB/s bi-directional bandwidth, see Fig. 10 . Of course, one would wish to achieve an aggregate bandwidth of 800 MB/s on a GigE mesh. This requires, first of all, systems with PCI-X, and in order to achieve maximal bandwidth, the communication software has to drive four network cards simultaneously.
While meshes or grids are scalable with respect to nearest-neighbor computations, more complicated QCD applications require a switched network. Quite recently, level 3 enabled routed GigE switches appeared with O(500) ports like the Myrinet GigE switch [50], the CISCO Catalyst 6500 [54] or the Force10 E series [55] . The costs per port came down within the last half year (about $300 per port in Q3 2003). Certainly, the bi-directional bandwidth will not exceed 200 MB/s for switched GigE connections. In fact, most switches are overbooked. The additional latency of the Myrinet switch is 3.5 µs, CISCO Catalyst 6500 adds between 12 and 16 µs while the FORCE10 switch is reported to give 23 µs. Table 3 presents throughputs and latencies of the various PCI-based cluster connectivities.
A comment: clusters with hybrid networks, i.e. merging a mesh with a switched system, appear to be quite an effective solution for non-nearestneighbor QCD computations.
In that case, nearest-neighbor communication can be routed over the mesh, non-nearest-neighbor communication tasks are routed through the switch.
Middleware
One should not forget stability and administration of clusters. These issues, which become crucial on large systems, are the domain of cluster middleware like SCore [58] or Para- Station [53] . Besides error correction, packageloss-safety-though expensive to realize-is required to achieve long term stability. Furthermore, large systems need automatized administration tools which can take care for safe job termination and system supervision. To give an example, the ParaSation middleware is based on a virtual machine/partition concept, that can prevent local instabilities from spreading. In this manner, we enjoy stable uptime periods of several months on the Wuppertal ALiCE cluster.
PERFORMANCE AND SCALING OF QCD CODES
Single node performance
The acceleration of QCD codes on single CPUs is of primary concern in order to achieve a high parallel performance. We can benefit from Moore's "Law": Fig. 11 demonstrates the performance improvements gained through increases of processor frequencies for the matrix-vector multiplication on a 16
3 × 16 lattice with the WilsonDirac operator using 1 processor per node (code by M. Hasenbusch) [25, 59, 60] . Performance crit- Figure 13 . Demonstration of successive performance optimization on the Pentium 4 with 800 MHz FSB for staggered fermions [62] .
ical parts of the Wilson-Dirac kernel are accelerated by SSE and SSE2 (streaming SIMD extension) constructs as described in Ref. [24] . Fig. 12 shows the dependency of the MILC staggered fermion code (32 bit) performance on the CPU clock frequency. Successive performance improvements are illustrated in Fig. 13 [62] .
Note that XEON (1 processor of 2, 533 MHz FSB) and P4 (1 processor of 1, 800 MHz FSB) performances differ by a factor slightly less than the FSB frequency ratio. As to the dual node efficiency one encounters typical gain factors-i.e. the gain seen when switching on the second processor and running programs in parallel-of 1. 
Parallel efficiency
The performance per processor will decrease for parallel operation. On the PMSv.3 with GigE connectivity, the degradation is about a factor of 2 for both staggered and Wilson fermions, cf. Fig. 4 . The parallel efficiency, determined keeping the local lattice size constant for single and parallel mode, is listed in table 4.
6 On Myrinet clusters, typically more than 65% efficiency are achieved for both SSE and non-SSE coding. On the Wuppertal XEON cluster PAN (2.6 GHz, Myrinet) non-blocking communication is enabled under MPI by virtue of ParaStation. Hence, the communication can be hidden behind computation leading to an efficiency of 0.91. on 2 nodes, a double precision performance of more than 1 Gflops per node could be achieved. Fig. 16 gives an impression of the efficiency of the MILC staggered fermion code with fixed local lattice sizes on the 128 node dual XEON system at FNAL.
Scaling to massive parallelism
One would like to exert as much CPU power as possible on a given lattice, as needed, e.g., for realistic turnaround times of dynamical overlap fermion simulations. While QCDOC and apeNEXT, as shown below, are designed with respect to fine granularity, clusters favor coarse grained parallelism.
Nevertheless, Fig. 17 demonstrates that Wilson fermions with ll-SSOR preconditioning [66] and non-blocking MPI [53] can scale quite far on clusters. We have benchmarked a test lattice of size 12 4 . On 64 ALiCE processors we still achieve a speedup of about 32 using a 3-d processor geometry. By extrapolation we would expect the code to run on 512 processors with a speedup of 256 for a 16 3 × 32 lattice. 4 lattice on ALiCE [64, 65] .
PROSPECTS
Let me try to assess the current prospects of clusters as compared to "home made" QCD computers. This task is difficult enough as, on one hand, the development process of home made systems often is delayed-about two years for APEmille and presumably nearly two years again both for apeNEXT [67] and QCDOC-, on the other hand, there are continuous changes in PC processor market. As evaluation criteria the cost functions price/performance ratio R for investment and waste heat H for operation are used.
QCDOC
The development of QCDOC ("QCD on a chip") is documented in three proceedings of previous lattice conferences [68, 69, 15] . In fact there is very good news: first successful floating point operations have been carried out on a prototype ASIC [16] in Q2 2003.
The QCDOC CPU is based on a 500 MHz, 32 bit PPC 440 core, with a 64-bit floating point unit of 1 Gflops peak, and 4 MB on-chip memory. The nearest-neighbor topology is a 6-d hypercube with an aggregate bandwidth of 12 Gbit/s (for 12 directions) per processor. With 550 ns, the latency will be extremely small. A simulation of the processor gave a sustained performance of 50% of peak or 465 Mflops for the Wilson-Dirac operator on a 2 4 lattice (T. Wettig in [25] ). Due to low latency and high local efficiency, QCDOC will be perfectly scalable and hence deliver full compute power on small lattices. High performances require the use of assembler coding. Peter Boyle's assembler generator will be an important asset of the machine. Large QCDOC systems are likely to be partitioned into smaller parts. Main physics targets are dynamical (chiral) fermion simulations with small quark masses.
At the time of this conference first daughterboards have been tested, a 128-node system is planned for autumn 2003, a 5k-node system should be finished end of 2003. In late spring 2004, 5 Tflops sustained are planned for both UKQCD/Edinburgh and Riken and 2.5 Tflops sustained for Columbia University. Funding is aimed at a 10 Tflops sustained QCDOC system for the US-community (SCIDAC) [70] .
apeNEXT
Detailed information on the development of apeNEXT can be found in the proceedings of earlier lattice conferences [71, 72, 21] .
The apeNEXT processor design has been finished end of June 2003 [73] . The 200 MHz 64 bit CPU hosts a 64-bit floating point unit capable of 1.6 Gflops peak. The memory bandwidth is 3.2 GB/s. The topology is 3-dimensional with an aggregate nearest-neighbor performance of 1.2 GB/s. The latency will be O(100) ns and thus favor high scalability. The processor simulator achieves a sustained performance of 944 Mflops for the Wilson-Dirac operator (D. Pleiter in [25] ). Therefore, 512 processors in a rack can deliver about 0.5 Tflops sustained. In addition to TAO a C compiler will be available. Note that the partitions are quantized in units of 4n × 8 × 8 processors, n ∈ N.
A first processor prototype is expected for late 2003. In early 2004, 256 nodes should be assembled. INFN plans for the funding of several sustained Tflops, while DESY and GSI (Germany) intend to install 15 and 10 Tflops peak, respectively [74, 75, 76 ].
A low-cost QCD-cluster
Let's build our own cost-optimized QCDcluster! We adopt the LatFor setting [25] where dynamical Wilson fermions are simulated by HMC on a 32 3 × 64 lattice at a quark mass characterized through 0.3 < m π /m ρ < 0.6. To achieve reasonable turnaround times, we aim for 0.25 Tflops sustained.
Recall that Lüscher and Wittig got between 380 and 490 Mflops/proc sustained performance on a dual XEON 2.0 GHz node under Myrinet2000 for local lattice sizes between 1k and 16k sites (section 5.2). On a 512-processor system, the local lattice for the LatFor test case is 4k sites. Hence it is reasonable to take the average of both numbers, i.e. 430 Mflops/proc, adding up to a total sustained performance of 0. The waste heat, H, amounts to about 30 kW. Table. 5 confronts cost functions and maximal processor numbers of QCDOC, apeNEXT and mesh cluster with respect to the LatFor test case.
Comparison
R First we extrapolate R to equal points in time, say 01/2005. R is likely to drop to 0.5 $/Mflops for the cluster system by then (Moore's "Law"). Hence, investment costs will favor a cluster in 01/2005. H The cost of operation of the cluster as determined through H will lie below $20.000 per year, assuming German electricity costs for major customers. Operating QCDOC and apeNEXT will be considerably cheaper by a factor of 10 and 5, respectively. Thus, costs of operation favor QC-DOC or apeNEXT. C With respect to the LatFor test case, the maximal number of processors, C = 512, that can be realized for a 2-d mesh geometry has been chosen. In contrast, apeNEXT is limited to C = 2048 processors while QCDOC can deploy tens of thousands of processors.
In order to improve on this situation for clusters, one can resort to a 3-dimensional geometry, which in principle allows for C = 8k. Of course, Table 5 Cost functions for QCDOC, apeNEXT and Cluster with respect to the LatFor test case. P is the total performance in Tflops, R is the price/performance ratio in $/Mflops, H the waste heat in W/Mflops, and C the maximal number of processors. Performances are sustained. the scalability S might limit the performance for yet smaller numbers of processors. It is possible that cache-resident coding will help here [57] . As far as dynamical Overlap fermions are concerned, first simulations are likely to use lattices of size 16 3 × 32. Aiming at maximal throughput, one should be aware that the numbers of processors are limited to C = 128 for a 2-d cluster, C = 1k for a 3-d cluster, C = 1k for apeNEXT, or C = 8k for QCDOC. In other words, the 8k QC-DOC can simulate this specific Overlap fermion problem 4 times as fast as the 2-crate apeNEXT, 8 times as fast as the 3-d cluster with 1k processors (assuming scalability) or 64 times as fast as the 2-d cluster with 128 processors.
SUMMARY AND OUTLOOK
The price/performance ratio of QCD-clusters has just crossed the R = 1$/Mflops threshold, QCDOC and apeNEXT are supposed to deliver this ratio mid/end of 2004. The waste heat per Mflops, H, is about 10 times larger for clusters. Hence, the TCO for 5 years of operation turns out to be similar for QCDOC, apeNEXT and clusters.
As far as simulations on small lattices are concerned, the attainable throughput depends on the compute power applicable which is determined by the dimensionality of the parallelization. This is an advantage of 3-d and 4-d network geometries.
Clusters can be used for complicated actions if a switched network complements mesh or grid. They will further improve with respect to home made systems due to PCI-Express 7 , networks and improved communication software.
Jefferson Lab has installed a GigE-mesh QCDcluster these days with 256 dual XEON nodes arranged as a 4 × 8 × 8 grid, expected to deliver 1 Gflops per node sustained for the Wilson-Dirac operator [57] . Wuppertal University is about to install a 1024 processor system combining a GigE mesh architecture with a switched network.
At last, we should gauge all our efforts with respect to commercial supercomputers scheduled for 2$/Mflops sustained end of 2005.
